FICS LLM Projects

classroom

Activity Feed Request to join this org

AI & ML interests

None defined yet.

published a Space 6 months ago

DeepV

Generate Verilog code from design specifications

updated a Space 7 months ago

DeepV

Generate Verilog code from design specifications

updated 2 Spaces 8 months ago

DeepV

Generate Verilog code from design specifications

DeepV

Generate Verilog code from design specifications