Upload README.md with huggingface_hub
Browse files
README.md
CHANGED
|
@@ -95,18 +95,18 @@ All core libraries extracted from this project are published as standalone open-
|
|
| 95 |
|
| 96 |
## 📸 Visual Proof: Silicon Pulse & FPGA Deployment
|
| 97 |
|
| 98 |
-

|
| 102 |
*Close-up timing analysis of the asynchronous spike-train encoding (v2).*
|
| 103 |
|
|
|
|
|
|
|
|
|
|
| 104 |

|
| 105 |
*Real-world deployment on the Xilinx Artix-7 (Basys3) FPGA. Verified neural cortex protocol running on bare metal (Lion approved).*
|
| 106 |
|
| 107 |
-

|
| 108 |
-
*The beginning of the Spikenaut journey - First day of SNN creation.*
|
| 109 |
-
|
| 110 |
---
|
| 111 |
|
| 112 |
# 🦁 Spikenaut-SNN-v2
|
|
|
|
| 95 |
|
| 96 |
## 📸 Visual Proof: Silicon Pulse & FPGA Deployment
|
| 97 |
|
| 98 |
+

|
| 99 |
+
*The very first experience seeing neural spikes - Birth of Spikenaut v1.*
|
| 100 |
|
| 101 |

|
| 102 |
*Close-up timing analysis of the asynchronous spike-train encoding (v2).*
|
| 103 |
|
| 104 |
+

|
| 105 |
+
*Detailed waveform visualization showing neural membrane potential dynamics.*
|
| 106 |
+
|
| 107 |

|
| 108 |
*Real-world deployment on the Xilinx Artix-7 (Basys3) FPGA. Verified neural cortex protocol running on bare metal (Lion approved).*
|
| 109 |
|
|
|
|
|
|
|
|
|
|
| 110 |
---
|
| 111 |
|
| 112 |
# 🦁 Spikenaut-SNN-v2
|