docs: Update Visual Proof - keep only Theseus Pulse waveform and FPGA hardware deployment photos
Browse files
README.md
CHANGED
|
@@ -95,12 +95,9 @@ All core libraries extracted from this project are published as standalone open-
|
|
| 95 |
|
| 96 |
## 📸 Visual Proof: Silicon Pulse & FPGA Deployment
|
| 97 |
|
| 98 |
-
###
|
| 99 |
|
| 100 |
-

|
| 104 |
*Complete Vivado behavioral simulation showing clk, rst_n, v_potential, Silicon_Heartbeat, NEURAL_FIRING, GPU_VOLTAGE_SAG, spikes, current_stim, and step signals at 1,000,000 ns scale.*
|
| 105 |
|
| 106 |
### FPGA Hardware Deployment
|
|
|
|
| 95 |
|
| 96 |
## 📸 Visual Proof: Silicon Pulse & FPGA Deployment
|
| 97 |
|
| 98 |
+
### Behavioral Simulation - The Theseus Pulse
|
| 99 |
|
| 100 |
+

|
|
|
|
|
|
|
|
|
|
| 101 |
*Complete Vivado behavioral simulation showing clk, rst_n, v_potential, Silicon_Heartbeat, NEURAL_FIRING, GPU_VOLTAGE_SAG, spikes, current_stim, and step signals at 1,000,000 ns scale.*
|
| 102 |
|
| 103 |
### FPGA Hardware Deployment
|