cb65407
1
2
3
4
5
6
7
8
9
10
11
12
13
14
module testbench ( input logic clk, input logic data_in, output logic data_out ); dut i_dut ( .clk (clk), .data_in (data_in), .data_out (data_out) ); endmodule
