observerw/main / chip__ADV7513-Example__Verilog___pattern_vg___5940205a5d
7.22 MB
2,200 files
Updated 16 days ago
NameSize
logs
metadata
reference
testbench
module_header.vh508 Bytes
xet
prompt.txt2.2 kB
xet
sample.json803 Bytes
xet
Total size
7.22 MB
Files
2,200
Last updated
Apr 3
Pre-warmed CDN
US EU US EU

Contributors