VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
nwang227
LLM-EDA
AI & ML interests
None yet
Recent Activity
updated a model 11 days ago
LLM-EDA/data-centric-ai-soul published a model 12 days ago
LLM-EDA/data-centric-ai-soul updated a dataset 25 days ago
LLM-EDA/dataOrganizations
VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
Models and data for the paper "Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning from Testbench Feedback"
Model and data for paper "Large Language Model for Verilog Generation with Golden Code Feedback".