| |
| |
| |
| |
|
|
| $assert DATATYPE in ["F32", "QC8", "QC4"] |
| |
|
|
| $DATATYPE_SPEC = {"F32": "f32", "QC8": "f32_qc8w", "QC4": "f32_qc4w"}[DATATYPE] |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| $if DATATYPE == "QC4": |
| |
| $else: |
| |
|
|
| |
|
|
| |
| |
| |
| |
| |
| $if DATATYPE == "QC4": |
| |
| $if GOI: |
| |
|
|
| BEGIN_FUNCTION xnn_${DATATYPE_SPEC}_gemm${"_goi" if GOI else ""}_minmax_ukernel_1x8__asm_aarch64_neonfma_ld128${"_prfm" if PREFETCH else ""} |
|
|
| |
| LDP x14, x8, [sp] |
|
|
| $if DATATYPE == "QC4": |
| |
| LD3R {v4.4s, v5.4s, v6.4s}, [x8] |
| MOVI v7.8b, 15 |
| $else: |
| |
| LD2R {v4.4s, v5.4s}, [x8] |
| $if GOI: |
| SUB x16, x2, x2, LSL |
| ADD x16, x16, 16 |
| LSL x17, x2, 3 |
| SUB x17, x17, x2 |
| 0: |
| $if GOI: |
| |
| MOVI v16.16b, 0 |
| MOVI v17.16b, 0 |
| $else: |
| |
| LDP q16, q17, [x5], 32 |
| |
| SUBS x0, x2, 16 |
| B.LO 3f |
|
|
| $if PREFETCH: |
| PRFM PLDL1KEEP, [x5] |
| PRFM PLDL1KEEP, [x5, 64] |
| PRFM PLDL1KEEP, [x5, 128] |
|
|
| |
| 1: |
| $if GOI: |
| LDR q0, [x3], 16 |
| LD4 {v20.s, v21.s, v22.s, v23.s}[0], [x5], x2 |
| $if PREFETCH: |
| PRFM PLDL1KEEP, [x5, 128] |
| LD4 {v20.s, v21.s, v22.s, v23.s}[1], [x5], x2 |
| $if PREFETCH: |
| PRFM PLDL1KEEP, [x5, 128] |
| LD4 {v20.s, v21.s, v22.s, v23.s}[2], [x5], x2 |
| $if PREFETCH: |
| PRFM PLDL1KEEP, [x5, 128] |
| LD4 {v20.s, v21.s, v22.s, v23.s}[3], [x5], x2 |
| $if PREFETCH: |
| PRFM PLDL1KEEP, [x5, 128] |
| LD4 {v24.s, v25.s, v26.s, v27.s}[0], [x5], x2 |
| $if PREFETCH: |
| PRFM PLDL1KEEP, [x5, 128] |
| LD4 {v24.s, v25.s, v26.s, v27.s}[1], [x5], x2 |
| $if PREFETCH: |
| PRFM PLDL1KEEP, [x5, 128] |
| LD4 {v24.s, v25.s, v26.s, v27.s}[2], [x5], x2 |
| $if PREFETCH: |
| PRFM PLDL1KEEP, [x5, 128] |
| LD4 {v24.s, v25.s, v26.s, v27.s}[3], [x5], x16 |
| $else: |
| $if DATATYPE == "F32": |
| LDR q0, [x3], 16 |
| LDP q20, q24, [x5], 32 |
| LDP q21, q25, [x5], 32 |
| $else: |
| LDR q21, [x5], 16 |
| SXTL v24.8h, v21.8b |
| SXTL2 v25.8h, v21.16b |
| LDR q0, [x3], 16 |
| SXTL v20.4s, v24.4h |
| SXTL v21.4s, v25.4h |
| SXTL2 v24.4s, v24.8h |
| SXTL2 v25.4s, v25.8h |
| SCVTF v20.4s, v20.4s |
| SCVTF v24.4s, v24.4s |
| SCVTF v21.4s, v21.4s |
| SCVTF v25.4s, v25.4s |
| FMLA v16.4s, v20.4s, v0.s[0] |
| FMLA v17.4s, v24.4s, v0.s[0] |
| $if PREFETCH: |
| PRFM PLDL1KEEP, [x5, 128] |
| FMLA v16.4s, v21.4s, v0.s[1] |
| FMLA v17.4s, v25.4s, v0.s[1] |
| $if not GOI: |
| $if DATATYPE == "F32": |
| LDP q22, q26, [x5], 32 |
| LDP q23, q27, [x5], 32 |
| $else: |
| LDR q23, [x5], 16 |
| SXTL v26.8h, v23.8b |
| SXTL2 v27.8h, v23.16b |
| SXTL v22.4s, v26.4h |
| SXTL v23.4s, v27.4h |
| SXTL2 v26.4s, v26.8h |
| SXTL2 v27.4s, v27.8h |
| SCVTF v22.4s, v22.4s |
| SCVTF v26.4s, v26.4s |
| SCVTF v23.4s, v23.4s |
| SCVTF v27.4s, v27.4s |
| SUBS x0, x0, 16 |
| FMLA v16.4s, v22.4s, v0.s[2] |
| FMLA v17.4s, v26.4s, v0.s[2] |
| $if PREFETCH and (DATATYPE == "F32") and not GOI: |
| PRFM PLDL1KEEP, [x5, 128] |
| FMLA v16.4s, v23.4s, v0.s[3] |
| FMLA v17.4s, v27.4s, v0.s[3] |
| B.HS 1b |
|
|
| |
| TBNZ x0, 3, 4f |
| |
| TBNZ x0, 2, 5f |
|
|
| 2: |
| $if DATATYPE in ["QC8", "QC4"]: |
| |
| LDP q22, q26, [x5], 32 |
| FMUL v16.4s, v16.4s, v22.4s |
| FMUL v17.4s, v17.4s, v26.4s |
| SUBS x1, x1, 8 |
|
|
| |
| FMAX v16.4s, v16.4s, v4.4s |
| FMAX v17.4s, v17.4s, v4.4s |
| FMIN v16.4s, v16.4s, v5.4s |
| FMIN v17.4s, v17.4s, v5.4s |
|
|
| |
| B.LO 6f |
|
|
| $if GOI: |
| ADD x5, x5, x17 |
| STP q16, q17, [x6] |
| ADD x6, x6, x14 |
|
|
| SUB x3, x3, x2 |
| B.HI 0b |
| RET |
|
|
| 3: |
| TBZ x0, 3, 5f |
|
|
| |
| 4: |
| $if GOI: |
| LD2 {v20.s, v21.s}[0], [x5], x2 |
| LD2 {v20.s, v21.s}[1], [x5], x2 |
| LD2 {v20.s, v21.s}[2], [x5], x2 |
| LD2 {v20.s, v21.s}[3], [x5], x2 |
| LD2 {v24.s, v25.s}[0], [x5], x2 |
| LD2 {v24.s, v25.s}[1], [x5], x2 |
| LD2 {v24.s, v25.s}[2], [x5], x2 |
| LD2 {v24.s, v25.s}[3], [x5], x16 |
| SUB x5, x5, 8 |
| $else: |
| |
| $if DATATYPE == "F32": |
| LDP q20, q24, [x5], 32 |
| LDP q21, q25, [x5], 32 |
| $else: |
| LDP d24, d25, [x5], 16 |
| SXTL v24.8h, v24.8b |
| SXTL v20.4s, v24.4h |
| SXTL2 v24.4s, v24.8h |
| SCVTF v20.4s, v20.4s |
| SCVTF v24.4s, v24.4s |
| SXTL v25.8h, v25.8b |
| SXTL v21.4s, v25.4h |
| SXTL2 v25.4s, v25.8h |
| SCVTF v21.4s, v21.4s |
| SCVTF v25.4s, v25.4s |
| LDR d0, [x3], 8 |
| FMLA v16.4s, v20.4s, v0.s[0] |
| FMLA v17.4s, v24.4s, v0.s[0] |
| FMLA v16.4s, v21.4s, v0.s[1] |
| FMLA v17.4s, v25.4s, v0.s[1] |
| TBZ x0, 2, 2b |
|
|
| |
| 5: |
| $if GOI: |
| LD1 {v20.s}[0], [x5], x2 |
| LD1 {v20.s}[1], [x5], x2 |
| LD1 {v20.s}[2], [x5], x2 |
| LD1 {v20.s}[3], [x5], x2 |
| LD1 {v24.s}[0], [x5], x2 |
| LD1 {v24.s}[1], [x5], x2 |
| LD1 {v24.s}[2], [x5], x2 |
| LD1 {v24.s}[3], [x5], x16 |
| SUB x5, x5, 12 |
| $else: |
| |
| $if DATATYPE == "F32": |
| LDP q20, q24, [x5], 32 |
| $else: |
| LDR d24, [x5], 8 |
| SXTL v24.8h, v24.8b |
| SXTL v20.4s, v24.4h |
| SXTL2 v24.4s, v24.8h |
| SCVTF v20.4s, v20.4s |
| SCVTF v24.4s, v24.4s |
| LDR s0, [x3], 4 |
| FMLA v16.4s, v20.4s, v0.s[0] |
| FMLA v17.4s, v24.4s, v0.s[0] |
| B 2b |
|
|
| |
| 6: |
| TBZ x1, 2, 7f |
| STR q16, [x6], 16 |
| MOV v16.16b, v17.16b |
|
|
| 7: |
| TBZ x1, 1, 8f |
| STR d16, [x6], 8 |
| DUP d16, v16.d[1] |
|
|
| 8: |
| TBZ x1, 0, 9f |
| STR s16, [x6] |
| 9: |
| RET |
|
|
| END_FUNCTION xnn_${DATATYPE_SPEC}_gemm${"_goi" if GOI else ""}_minmax_ukernel_1x8__asm_aarch64_neonfma_ld128${"_prfm" if PREFETCH else ""} |
|
|
| |
| .section ".note.GNU-stack","",%progbits |
| |
|
|